

METHOD AND APPARATUS FOR IMPROVING AUDIO/VIDEO SIGNAL SYNC STABILITY IN DIGITAL RECORDING DEVICES

The present invention relates to the art of digital recording. It finds particular application in conjunction with compressing the sequence of digital images, such as re-recording analog videotapes onto a digital medium and will be described with particular reference thereto. In a digital recording technology, the goal is to create a recording with 5 very high similarity between the original signal and the reproduced signal. Those skilled in the art will appreciate applicability of the present invention to applications where a poor quality recording media introduces erroneous data into a chain of events, thus destroying the quality of the resulting image.

Typically, as an analog video camera takes a picture of a scene, it turns the 10 picture into rows of individual dots called pixels. Each pixel is assigned a color and intensity. The rows of pixels are denoted by horizontal synchronization signals and frames are denoted by vertical synchronization signals, so that the electronics inside a TV set will know when to start new rows and frames of pixels. A digital video camera functions like an 15 analog camera, but with an analog-to-digital converter mounted inside the enclosure. The analog-to-digital converter converts a received analog wave, which denotes a row of pixels, into a stream of digital numbers. Strings of digital numbers are arranged into a sequence of digitized frames, separated by the synchronization signals to define rows and frames.

The higher the analog-to-digital sampling rate, the better the digital image represents the analog image. The sampling is typically 13.5 MHz for video and 48 kHz for 20 audio. A digitized video image requires a large amount of memory. A plurality of video images, such as a movie, requires hundreds of megabytes or even gigabytes of storage, if not compressed. Digital video recording system typically employs a compression circuit, or compressor for short, to compress and minimize the amount of data.

The U.S. digital television transmission standard for digital data compression 25 is "MPEG" standard, conceived by Motion Pictures Expert Group. "MPEG" compression circuit employs a "lossy compression." It is a non-reversible compression, in which the regenerated image is different from the original image. "MPEG" looks at similarities between successive frames of moving images and creates two groups of information: one

contains all the important information and other gets all unimportant information. Only the important information needs to be kept and transmitted. The compression circuitry determines what has changed in each successive frame and records the changes to the image from the previous frame. The non-critical information is thrown away.

5 Another way of compression is "lossless compression" which employs Digital Component Technology, "DCT", circuitry. It is a fully reversible compression, in which the regenerated image is exactly the same as the original image. The compression circuitry analyzes the successive frames to determine if any of two or more frames are the same. The reduction of the size of the digital data file is achieved by discarding the
10 redundant information. This method finds a particular use when the video is destined to undergo further processing such as enlargement, rotation and/or chromakey. Some of unimportant details may suddenly become important and it may be necessary to spend more bits to accommodate what post production equipment can "see." The "AMPEX DCT" videocassette format is an example of postproduction format using "lossless compression."

15 However, end users have encountered problems associated with the compression circuits. For instance, when the source material is degraded, such as old VCR tapes with dropouts, the recording produces erroneous data (noise). The compression circuitry requires a reliable synchronization signal, which denotes an end of frame. When the synchronization signals are lost because of noise, the entire chain of the digital
20 processing in the compression circuitry can become locked up for few seconds before the picture is restored. It results in the loss of frames and subsequent distortion of the image.

The present invention contemplates a new and improved method and apparatus that overcomes the above-reverenced problem and others.

25

In accordance with one aspect of the present invention, a digital signal processing apparatus is provided. A means converts the received video signals into a stream of digital numbers, arranged in a sequence of digitized frames. Neighboring frames are separated by a synchronization signal. A means monitors the synchronization signals. A
30 means generates a replacement synchronization signal based on the monitored synchronization signals. A means compresses the digitized frames clocked by the replacement synchronization signals.

In accordance with another aspect of the present invention, a method of processing digital signal is provided. Video signals are converted into a sequence of digital values. The video signals and digital values sequence include synchronization signals that denote at least an interface between adjacent frames. The synchronization signals are 5 monitored. A replacement synchronization signal is generated. The digitized frames are compressed in accordance with the generated, replacement synchronization signals.

One advantage of the present invention resides in providing a replacement synchronization signal when an original synchronization signal is absent due to the poor quality of the recording media; thus aiding in the prevention of lock ups of the compression 10 circuitry.

Another advantage of the present invention resides in providing a self-adjusting, flexible replacement synchronization signal that is following the actual rate of the real-time synchronization signals.

Still further advantages and benefits of the present invention will become 15 apparent to those of ordinary skill in the art upon reading and understanding the following detailed description of the preferred embodiments.

The invention may take form in various components and arrangements of 20 components, and in various steps and arrangements of steps. The drawings are only for purposes of illustrating the preferred embodiments and are not be construed as limiting the invention.

FIGURE 1 is a diagrammatic illustration of an audio/video recording system in accordance with a present invention;

25 FIGURE 2 is a diagrammatic illustration of several elements of Figure 1, showing a fixed clock;

FIGURE 3 is a diagrammatic illustration of several elements of Figure 1, including a circuitry for a versatile clock;

30 FIGURE 4 is a flowchart of a method of generating a replacement synchronization signal at a variable speed.

With reference to FIGURE 1, an audio/video digital image recording system typically includes a multi-media analog 10 with an analog-to-digital converter 12. The analog data is sampled by the analog-to-digital converter 12 and converted into a stream of digital numbers. The digital numbers are transmitted in a sequence of digitized frames 14.

5 This transmission typically includes frame synchronization signals 16 that denote a frame return or simply separate one frame from the next. The digitized frames are transferred one by one into a frame storage or buffer 18 to allow a time delay for processing of the information. A block (frame) of video data enters the buffer 18 each time a sync pulse is passed from the analog-to-digital converter. Next, the digitized frames are transferred into

10 compression circuitry 20. A block of video data is passed from the buffer to the compression circuitry 20 with each sync or clock pulse. The compression circuitry 20 looks at the successive digitized frames and compresses the digital data for storage, e.g. When a DVD player/recorder or other digital medium recorder 22 is played back, it is processed through a decoding circuitry 24 that converts the compressed data into a decompressed

15 image. The decompressed image then might be displayed on a TV 26.

If at least one synchronization signal 16 is missing due to the noise, the frames are not separated and the compression circuitry receives too much data to analyze at a time. This causes lock ups of the compression circuitry and loss of frames. To resolve this problem, a sensing circuitry 30 monitors the data stream to determine if any synchronization

20 signals are missing. For the 525 line, 60 Hz TV standard, the video camera takes pictures at a rate of 30 frames per second. Thus, the synchronization signal will be expected every 1/30 of a second. For a 625 line, 50 Hz TV standard, the video camera takes pictures at a rate of 25 frames per second. Thus, the synchronization signal will be expected every 1/25 of a second. A predetermined time window, based on the system specifications, is set up within

25 the sensing circuitry 30 to look for the synchronization signals. If the synchronization signal is absent within the time window, the sensing circuitry 30 activates a clock generator 32, which provides replacement synchronization signals to clock the data from the buffer 18 to the compression circuitry 20. Each replacement synchronization signal is inserted into the sequence of digitized frames to provide a frame return for each frame or to separate frames

30 from each other. The compression circuitry 20 receives the sequence of digitized frames with no missing synchronization signals and works properly.

In one embodiment, with reference to FIGURE 2, video data is transmitted from the analog-to-digital converter 12 to the buffer 18, whenever the synchronization signal is passed from the analog-to-digital converter 12 to the buffer 18. The clock generator 32 has a fixed clock 40 producing synchronization pulses. The sensing circuitry 30 determines what standard is used (e.g., 50 or 60 Hz) and sets a correct fixed value of the system clock. At every synchronization pulse coming from fixed clock 40, the video data in the buffer 18 is passed to the compressor 20. No synchronization signal is missing and the compression circuitry 20 works properly. However, the real-time synchronization signals do not always come at the fixed rate. The video tape player or recorder may run slightly fast or slow. This can cause every now and then little motion irregularities after decoding the output stream of the compression circuitry 20.

With reference to FIGURE 3, the audio/video recording system includes a learning circuitry 42. The clock generator 32 has a capacity to output signals at a variable speed by engaging a versatile clock 44. The speed of the versatile clock 44 is adjusted to match the frequency of the synchronization pulses of the incoming video signal. The clock generator can also pass stable synchronization pulses and only switch to the versatile or fixed clock when the sensing circuit senses missing pulses.

Further, with reference to FIGURE 4, to initialize a learning process 60, a learning timer 62 is started. The learning circuitry 42 collects the information about frequencies of the synchronization signals detected by the sensing circuitry. More specifically, the learning process 60 measures the clock rate of the synchronization pulses. The learning circuitry averages 64 the synchronization rate information. The averaged synchronization pulse rate dynamically adjusts 66 the speed of the clock 44. Preferably, the averaging circuit 64 maintains a running average or median based on a fixed number of synchronization pulses, e.g. 50, so the clock rate changes with fluctuation in the synchronization pulse rate. When a missing synchronization pulse is detected, the versatile clock 44 starts supplying synchronization pulses at the average synchronization pulse rate and the learning timer 60 stops the averaging process 64 freezing the clock rate.

During the learning period, if the sensing circuitry 30 determines that a synchronization signal is missing, the clock generator 32 engages the fixed clock 40. The replacement synchronization signals are inserted at the fixed speed. When the learning

process 60 has determined the synchronization pulse rate, the fixed clock 40 is disengaged and the versatile clock 44 is engaged.

After the conclusion of the initial learning process 60, the learning circuitry 42 continues computing the actual speed of the clock in a real-time domain. It records the frequency of each incoming synchronization signal and averages it in with previously computed values of the actual speed of the clock for each incoming synchronization signal. 5 The new value is supplied to the clock generator to adjust the versatile clock 44 accordingly.

Alternatively, other techniques for analyzing the video data stream and forecasting when synchronization pulses should occur are contemplated. For example, clock 10 rate fluctuation cycles can be used for more accurate clocking. As another option, the video data can be analyzed for clues. The frame synchronization time can be generated based on preceding horizontal return synchronization pulses. As yet another option, the video stream can be analyzed only for a fixed time as in the beginning of the learning process.

The invention has been described with reference to the preferred 15 embodiments. Modifications and alterations will occur to others upon a reading and understanding of the preceding detailed description. It is intended that the invention be construed as including all such modifications and alterations insofar as they come within the scope of the appended claims or the equivalents thereof.